


LTS-1 Kabylake Block Diagram

Project Code: 4PD0AB010001
PCB(Raw Card): 16820-1




©2015 Design


RESISTOR

CAPACITOR

«Core Design»		
<div>緯創資通Wistron Corporation21F, 6th. Sec. 1, Hsin Tai Wu Rd., Hsindsh, Taipei Motor 221, Taiwan, R.O.C.</div>		
RevEC HISTORY		
Rev	Document Number	Rev
C	TS1	1
Date: Thursday, November 03, 2016Sheet 1 of 100		

**TABLE: Functional Strap**

DDPB_CTRLDATA	
HIGH	Port B is detected.
LOW	Port B is not detected.
DDPC_CTRLDATA	
HIGH	Port C is detected.
LOW	Port C is not detected.



«Core Design»

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU(1/16) : DD/EDP**

Size A3	Document Number TS1	Rev 1
Date: Thursday, November 03, 2016	Sheet 3 of	103

	PIN	Interleave	Non-Interleave
Block 0	AL71	DDR0_DQ[0]	DDR0_DQ[0]
	AL68	DDR0_DQ[1]	DDR0_DQ[1]
	AN68	DDR0_DQ[2]	DDR0_DQ[2]
	AM69	DDR0_DQ[3]	DDR0_DQ[3]
	AL70	DDR0_DQ[4]	DDR0_DQ[4]
	AL69	DDR0_DQ[5]	DDR0_DQ[5]
	AR70	DDR0_DQ[6]	DDR0_DQ[6]
	AT71	DDR0_DQ[7]	DDR0_DQ[7]
	AR70	DDR0_DQ[8]	DDR0_DQ[8]
	AR68	DDR0_DQ[9]	DDR0_DQ[9]
Block 1	AF65	DDR1_DQ[0]	DDR1_DQ[16]
	AF64	DDR1_DQ[1]	DDR1_DQ[17]
	AK65	DDR1_DQ[2]	DDR1_DQ[18]
	AK64	DDR1_DQ[3]	DDR1_DQ[19]
	AF66	DDR1_DQ[4]	DDR1_DQ[20]
	AF67	DDR1_DQ[5]	DDR1_DQ[21]
	AK67	DDR1_DQ[6]	DDR1_DQ[22]
	AK66	DDR1_DQ[7]	DDR1_DQ[23]
	AF70	DDR1_DQ[8]	DDR1_DQ[24]
	AF68	DDR1_DQ[9]	DDR1_DQ[25]
Block 2	BB65	DDR0_DQ[16]	DDR0_DQ[32]
	AW65	DDR0_DQ[17]	DDR0_DQ[33]
	AW63	DDR0_DQ[18]	DDR0_DQ[34]
	AT63	DDR0_DQ[19]	DDR0_DQ[35]
	BA65	DDR0_DQ[20]	DDR0_DQ[36]
	AY65	DDR0_DQ[21]	DDR0_DQ[37]
	BA63	DDR0_DQ[22]	DDR0_DQ[38]
	BB63	DDR0_DQ[23]	DDR0_DQ[39]
	BA61	DDR0_DQ[24]	DDR0_DQ[40]
	AW61	DDR0_DQ[25]	DDR0_DQ[41]
Block 3	AT66	DDR1_DQ[16]	DDR1_DQ[48]
	AT66	DDR1_DQ[17]	DDR1_DQ[49]
	AF65	DDR1_DQ[18]	DDR1_DQ[50]
	AK65	DDR1_DQ[19]	DDR1_DQ[51]
	AK66	DDR1_DQ[20]	DDR1_DQ[52]
	AF66	DDR1_DQ[21]	DDR1_DQ[53]
	AT65	DDR1_DQ[22]	DDR1_DQ[54]
	AK65	DDR1_DQ[23]	DDR1_DQ[55]
	AT61	DDR1_DQ[24]	DDR1_DQ[56]
	AK61	DDR1_DQ[25]	DDR1_DQ[57]

LOGIC



	PIN	Interleave	Non-Interleave
Block 0	AM70	DDR0_DQSEN[0]	DDR0_DQSEN[0]
	AM69	DDR0_DQSEN[1]	DDR0_DQSEN[1]
	AT69	DDR0_DQSEN[11]	DDR0_DQSEN[11]
	AT70	DDR0_DQSEN[11]	DDR0_DQSEN[11]
Block 1	AH66	DDR1_DQSEN[0]	DDR1_DQSEN[2]
	AH65	DDR1_DQSEN[1]	DDR1_DQSEN[2]
	AG70	DDR1_DQSEN[11]	DDR1_DQSEN[3]
	AG70	DDR1_DQSEN[11]	DDR1_DQSEN[3]
Block 2	BA64	DDR0_DQSEN[2]	DDR0_DQSEN[4]
	AY64	DDR0_DQSEN[2]	DDR0_DQSEN[4]
	AY60	DDR0_DQSEN[3]	DDR0_DQSEN[5]
	BA60	DDR0_DQSEN[3]	DDR0_DQSEN[5]
Block 3	AR66	DDR1_DQSEN[2]	DDR1_DQSEN[6]
	AR61	DDR1_DQSEN[3]	DDR1_DQSEN[7]
	AR60	DDR1_DQSEN[3]	DDR1_DQSEN[7]
	AR60	DDR1_DQSEN[3]	DDR1_DQSEN[7]


LOGIC

PIN	DDR3L	LPDDR3	DDR4
BA51	DDR0_MA[5]	DDR0_CAA[0]	DDR0_MA[5]
BB54	DDR0_MA[9]	DDR0_CAA[1]	DDR0_MA[9]
BA52	DDR0_MA[6]	DDR0_CAA[2]	DDR0_MA[6]
AY52	DDR0_MA[8]	DDR0_CAA[3]	DDR0_MA[8]
AW52	DDR0_MA[7]	DDR0_CAA[4]	DDR0_MA[7]
AY55	DDR0_MA[2]	DDR0_CAA[5]	DDR0_MA[2]
AW54	DDR0_MA[12]	DDR0_CAA[6]	DDR0_MA[12]
BA54	DDR0_MA[11]	DDR0_CAA[7]	DDR0_MA[11]
BA55	DDR0_MA[15]	DDR0_CAA[8]	DDR0_MA[15]
AY54	DDR0_MA[14]	DDR0_CAA[9]	DDR0_MA[14]
AT46	DDR0_MA[13]	DDR0_CAB[0]	DDR0_MA[13]
AU48	DDR0_CAS#	DDR0_CAB[1]	DDR0_MA[15]
AT46	DDR0_WE#	DDR0_CAB[2]	DDR0_MA[14]
AU50	DDR0_RAS#	DDR0_CAB[3]	DDR0_MA[16]
AU52	DDR0_BA[0]	DDR0_CAB[4]	DDR0_BA[0]
AY51	DDR0_MA[2]	DDR0_CAB[5]	DDR0_MA[2]
AT48	DDR0_BA[1]	DDR0_CAB[6]	DDR0_BA[1]
AT50	DDR0_MA[10]	DDR0_CAB[7]	DDR0_MA[10]
BB50	DDR0_MA[1]	DDR0_CAB[8]	DDR0_MA[1]
AY50	DDR0_MA[0]	DDR0_CAB[9]	DDR0_MA[0]
BA50	DDR0_MA[3]	Not Used	DDR0_MA[3]
BB52	DDR0_MA[4]	Not Used	DDR0_MA[4]

LOGIC

	PIN	Interleave	Non-Interleave
Block 4	AY39	DDRO_DQ[32]	DDR1_DQ[0]
	AW39	DDRO_DQ[33]	DDR1_DQ[1]
	AY37	DDRO_DQ[34]	DDR1_DQ[2]
	AM37	DDRO_DQ[35]	DDR1_DQ[3]
	BB39	DDRO_DQ[36]	DDR1_DQ[4]
	BA39	DDRO_DQ[37]	DDR1_DQ[5]
	BA37	DDRO_DQ[38]	DDR1_DQ[6]
	BB37	DDRO_DQ[39]	DDR1_DQ[7]
	AY35	DDRO_DQ[40]	DDR1_DQ[8]
	AW35	DDRO_DQ[41]	DDR1_DQ[9]
	AY33	DDRO_DQ[42]	DDR1_DQ[10]
	AW33	DDRO_DQ[43]	DDR1_DQ[11]
	BB35	DDRO_DQ[44]	DDR1_DQ[12]
	BA35	DDRO_DQ[45]	DDR1_DQ[13]
	BA33	DDRO_DQ[46]	DDR1_DQ[14]
	BB33	DDRO_DQ[47]	DDR1_DQ[15]
Block 5	AU40	DDR1_DQ[32]	DDR1_DQ[16]
	AT40	DDR1_DQ[33]	DDR1_DQ[17]
	AT37	DDR1_DQ[34]	DDR1_DQ[18]
	AU37	DDR1_DQ[35]	DDR1_DQ[19]
	AR40	DDR1_DQ[36]	DDR1_DQ[20]
	AP40	DDR1_DQ[37]	DDR1_DQ[21]
	AP37	DDR1_DQ[38]	DDR1_DQ[22]
	AR37	DDR1_DQ[39]	DDR1_DQ[23]
	AT33	DDR1_DQ[40]	DDR1_DQ[24]
	AU33	DDR1_DQ[41]	DDR1_DQ[25]
	AU30	DDR1_DQ[42]	DDR1_DQ[26]
	AT30	DDR1_DQ[43]	DDR1_DQ[27]
	AR33	DDR1_DQ[44]	DDR1_DQ[28]
	AP33	DDR1_DQ[45]	DDR1_DQ[29]
	AR30	DDR1_DQ[46]	DDR1_DQ[30]
	AP30	DDR1_DQ[47]	DDR1_DQ[31]
Block 6	AY31	DDRO_DQ[48]	DDR1_DQ[32]
	AW31	DDRO_DQ[49]	DDR1_DQ[33]
	AY29	DDRO_DQ[50]	DDR1_DQ[34]
	AW29	DDRO_DQ[51]	DDR1_DQ[35]
	BB31	DDRO_DQ[52]	DDR1_DQ[36]
	BA31	DDRO_DQ[53]	DDR1_DQ[37]
	BA29	DDRO_DQ[54]	DDR1_DQ[38]
	BB29	DDRO_DQ[55]	DDR1_DQ[39]
	AY27	DDRO_DQ[56]	DDR1_DQ[40]
	AW27	DDRO_DQ[57]	DDR1_DQ[41]
	AY25	DDRO_DQ[58]	DDR1_DQ[42]
	AW25	DDRO_DQ[59]	DDR1_DQ[43]
	BB27	DDRO_DQ[60]	DDR1_DQ[44]
	BA27	DDRO_DQ[61]	DDR1_DQ[45]
	BA25	DDRO_DQ[62]	DDR1_DQ[46]
	BB25	DDRO_DQ[63]	DDR1_DQ[47]
Block 7	AU27	DDR1_DQ[48]	DDR1_DQ[48]
	AT27	DDR1_DQ[49]	DDR1_DQ[49]
	AT25	DDR1_DQ[50]	DDR1_DQ[50]
	AU25	DDR1_DQ[51]	DDR1_DQ[51]
	AP27	DDR1_DQ[52]	DDR1_DQ[52]
	AN27	DDR1_DQ[53]	DDR1_DQ[53]
	AN25	DDR1_DQ[54]	DDR1_DQ[54]
	AP25	DDR1_DQ[55]	DDR1_DQ[55]
	AT22	DDR1_DQ[56]	DDR1_DQ[56]
	AU22	DDR1_DQ[57]	DDR1_DQ[57]
	AU21	DDR1_DQ[58]	DDR1_DQ[58]
	AT21	DDR1_DQ[59]	DDR1_DQ[59]
	AN22	DDR1_DQ[60]	DDR1_DQ[60]
	AP22	DDR1_DQ[61]	DDR1_DQ[61]
	AP21	DDR1_DQ[62]	DDR1_DQ[62]
	AN21	DDR1_DQ[63]	DDR1_DQ[63]

LOGIC




	PIN	Interleave	Non-Interleave
Block 4	BA38	DDRO_DQSN[4]	DDR1_DQSN[0]
	AY38	DDRO_DQSP[4]	DDR1_DQSP[0]
	AY34	DDRO_DQSN[5]	DDR1_DQSN[1]
	BA34	DDRO_DQSP[5]	DDR1_DQSP[1]
Block 5	AT38	DDR1_DQSN[4]	DDR1_DQSN[2]
	AR38	DDR1_DQSP[4]	DDR1_DQSP[2]
	AT32	DDR1_DQSN[5]	DDR1_DQSN[3]
	AR32	DDR1_DQSP[5]	DDR1_DQSP[3]
Block 6	BA30	DDRO_DQSN[6]	DDR1_DQSN[4]
	AY30	DDRO_DQSP[6]	DDR1_DQSP[4]
	AY26	DDRO_DQSN[7]	DDR1_DQSN[5]
	BA26	DDRO_DQSP[7]	DDR1_DQSP[5]
Block 7	AR25	DDR1_DQSN[6]	DDR1_DQSN[6]
	AR27	DDR1_DQSP[6]	DDR1_DQSP[6]
	AR22	DDR1_DQSN[7]	DDR1_DQSN[7]
	AR21	DDR1_DQSP[7]	DDR1_DQSP[7]

LOGIC

PIN	DDR3L	LPDDR3	DDR4
AY48	DDR1_MA[5]	DDR1_CAA[0]	DDR1_MA[5]
AP50	DDR1_MA[9]	DDR1_CAA[1]	DDR1_MA[9]
BA48	DDR1_MA[6]	DDR1_CAA[2]	DDR1_MA[6]
BB48	DDR1_MA[8]	DDR1_CAA[3]	DDR1_MA[8]
AP48	DDR1_MA[7]	DDR1_CAA[4]	DDR1_MA[7]
AP52	DDR1_BA[2]	DDR1_CAA[5]	DDR1_BG[0]
AN50	DDR1_MA[12]	DDR1_CAA[6]	DDR1_MA[12]
AN48	DDR1_MA[11]	DDR1_CAA[7]	DDR1_MA[11]
AN53	DDR1_MA[15]	DDR1_CAA[8]	DDR1_ACT#
AN52	DDR1_MA[14]	DDR1_CAA[9]	DDR1_BG[1]
BA43	DDR1_MA[13]	DDR1_CAB[0]	DDR1_MA[13]
AY43	DDR1_CAS#	DDR1_CAB[1]	DDR1_MA[15]
AY44	DDR1_WE#	DDR1_CAB[2]	DDR1_MA[14]
AW44	DDR1_RAS#	DDR1_CAB[3]	DDR1_MA[16]
BB44	DDR1_BA[0]	DDR1_CAB[4]	DDR1_BA[0]
AY47	DDR1_MA[2]	DDR1_CAB[5]	DDR1_MA[2]
BA44	DDR1_BA[1]	DDR1_CAB[6]	DDR1_BA[1]
AW46	DDR1_MA[10]	DDR1_CAB[7]	DDR1_MA[10]
AY46	DDR1_MA[1]	DDR1_CAB[8]	DDR1_MA[1]
BA46	DDR1_MA[0]	DDR1_CAB[9]	DDR1_MA[0]
BB46	DDR1_MA[3]	Not Used	DDR1_MA[3]
BA47	DDR1_MA[4]	Not Used	DDR1_MA[4]

LOGIC




Core Design

緯創資通 Wistron Corporation
2/F, 38, Sec. 1, Hsin-Tai Rd., Hsinchu, Taiwan 305, Taiwan, R.O.C.

TS1 CPU(3/16) : DDR CHANNEL-B

Alt	Document Number	TS1	Rev	1	
Date	Thursday, November 04, 2010	Sheet	9	of	10



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU(4/16) : MISC/JTAG**

Size
A4

Document Number

TS1

Rev
1

Date: Thursday, November 03, 2016

Sheet 6 of 103

GPP_C5/SML0ALERT# (LPC or eSPI)	
HIGH	eSPI is selected
LOW	LPC is selected (Default)

GPP_C2/SMBALERT# (TLS Confidentiality)	
HIGH	Enable ME Crypto TLS with Confidentiality
LOW	Disable ME Crypto TLS (Default)


SP1_FLASH		SIGNAL SIGNALING
O_CLK	BYLANE_LUT	GPP_C0/SMBCLK
MISO		GPP_C1/SMBDATA
I_CS#		GPP_C2/SMBALERT
O_IQ2		GPP_C3/SMBCLK
I_Q3		GPP_C4/SMLDQAT
O_CS0#		GPP_C5/SMBALERT
O_CS1#		GPP_C6/SMBCLK
O_CS2#		GPP_C7/SMLDQAT
		GPP_B23/SMLALERT/PCHHOT
SP1_TOUCH		
P_D1/SP1_CLK	LPC	GPP_A1/LAD0/ESPI_IO
P_D2/SP1_MISO		GPP_A2/LAD1/ESPI_IO
P_D3/SP1_MOSI		GPP_A3/LAD2/ESPI_IO
P_D1/D1_SPI_IQ2		GPP_A4/LAD3/ESPI_IO
P_D2/D2_SPI_IQ3		GPP_A5/FRAME#/EPI_CS
P_D3/D3_SPI_CS#		GPP_A14/SU1/WTESI_RESET
C_LINK		
CLK		GPP_A9/CLKOUT_LPC0/ESPI_CLK
DATA		GPP_A10/CLKROUT_LPC
RST#		GPP_A8/CLKRUN
A_ADDR/CIN#		
A_PSERIRQ		

SPI0_IO2 (Consent Strap)	
HIGH	Enable (Default)
LOW	Disable

SPI0_MOSI (Boot Halt)	
HIGH	Disable(Default)
LOW	Enable

SPI0_IO3 (A0 Personality Strap)	
HIGH	Disable(Default)
LOW	Enable

SPI0_MISO (JTAG ODT Disable)	
HIGH	Enable (Default)
LOW	Disable




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih.

CPU(5/16) : LPC/SPI/SMBUS/C-LINK

Size A3	Document Number TS1	Rev 1
Date: Thursday, November 03, 2016		Sheet 7 of 103

GPP_B22/GSPI1_MOSI (Boot BIOS Destination)	
HIGH	Boot BIOS from LPC
LOW	Boot BIOS from SPI (Default)

GPP_B18/GSPI0_MOSI (No Reboot)	
HIGH	Enable "No Reboot" Mode
LOW	Disable "No Reboot" Mode (Default)






Flexible I/O Configuration			
I/O	High Speed Signals	Configuration	Net Name
Port 1	USB3 1	USB3 1	USB3P0
Port 2	USB3 2/SSIC	USB3 2	USB3P1
Port 3	USB3 3	USB3 3	USB3P2
Port 4	USB3 4	USB3 4	USB3P3
Port 5	USB3 5/PCIE 1	PCIE 1 (x4)	PCIE0_L0
Port 6	USB3 6/PCIE 2	PCIE 2 (x4)	PCIE0_L1
Port 7	PCIE 3 (GbE)	PCIE 3 (x4)	PCIE0_L2
Port 8	PCIE 4 (GbE)	PCIE 4 (x4)	PCIE0_L3
Port 9	PCIE 5 (GbE)	PCIE 5 (GbE)	PCIE4
Port 10	PCIE 6	PCIE 6	PCIE5
Port 11	PCIE 7/SATA 0	PCIE 7 (x2)	PCIE6_L1
Port 12	PCIE 8/SATA 1A	GPIO STRAP	PCIE6_L0_SATA1
Port 13	PCIE 9 (GbE)	PCIE 9 (x2)	PCIE8_L1
Port 14	PCIE 10 (GbE)	PCIE 10 (x2)	PCIE8_L0
Port 15	PCIE 11/SATA 1B	PCIE 11 (x2)	PCIE10_L0
Port 16	PCIE 12/SATA 2	GPIO STRAP	PCIE10_L1_SATA2

PCIe Port Assignment	
0 (x4)	dGPU
4	Gbe PHY
5	M.2 WLAN Slot Port0
6(x2)	Optane x2 or M.2 WLAN Slot Port1 x1
8(x2)	Alpine Ridge-UP
10 (x2)	Main Storage x2

SATA Port Assignment	
0 (PCIe 7)	
1A	SATA SSD on WWAN slot
1B (PCIe11)	
2	SATA SSD Main Storage



USB Port Assignment	
0	USB 3.0 System Port (AQU)
1	USB 3.0 System Port (Debug)
2	Smart Card Reader
3	USB 3.0 System Port(SUB)/DOCK
4	IR camera
5	WWAN Card
6	M.2 WLAN Slot for BT
7	USB Camera
8	Fingerprint Reader
9	Touch Panel

USB 3.0 Port Assignment	
0	USB 3.0 System Port (AQU)
1	USB 3.0 System Port
2	Media Card controller
3	USB 3.0 System Port(SUB)/DOCK
4	(PCIe 1)
5	(PCIe 2)

Pericom PI3PCIE3212ZBE 071.33212.0003
 NXP CBTU02043ABQ 071.02043.0003
 TOSHIBA TC7PC1321ZMT 071.73212.0003


Pericom PI3USB102ZME 73.3US10.D03
 NXP NX3DV42GU 73.00342.003

緯創資通 **Wistron Corporation**
 2/F, 38, Sec. 1, Hsin-Tai Rd., Hsinchu, Taiwan 30501, Taiwan, R.O.C.

CPU(8/16) : PCIE/USB/SATA

Alt Document Number **TS1** Rev 1


Date Thursday, November 04, 2010 Sheet 16 of 18



LEVEL	PLANAR ID			
	3	2	1	0
	R1106	R1107	R1108	R1109
1	NA	NA	NA	NA
0	ASM	ASM	ASM	ASM

LEVEL	PLANARID[3..0]		
	UMA	GeForce (N16S-GTR)	Quadro(N17M-Q1)
SDV	0000B	0001B	0010B
FVT1/FVT2	0011B	0100B	0101B
SIT/SIT2	0110B	0111B	1000B
SVT	1001B	1010B	1011B
MP	1100B	1101B	1110B

	R1103
Kabylake	DY
Skylake	ASM




<Core Design>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU(9/16) : CSI-2/EMMC		
Size Custom	Document Number TS1	Rev 1
Date: Thursday, November 03, 2016	Sheet 11	of 103

X1201
TXC 7R24080003
EPSON Q22FA1280055800
KDS 1ZZHAE24000CC0G

	TXC	EPSON	KDS
X1201	082.30006.0341	082.30006.0321	082.30006.0301
R1202	1M	1M	1M
C1201	6.8P	6.8P	6.8P
C1202	6.8P	6.8P	6.8P



X1202
TXC 9H03280012 082.30003.0351
EPSON X1A0001410002 082.30003.0341
KDS 1TJF090DJ1A000B 082.30003.0241

	TXC	EPSON	KDS
X1202	082.30003.0351	082.30003.0341	082.30003.0241
R1204	10M	10M	10M
C1203	4.7P	4.7P	4.7P
C1204	4.7P	4.7P	4.7P

Add in FVT2


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Han Tai Wu Rd., Hsichih,
Taichung Hsien 421, Taiwan, R.O.C.

Title **CPU(10/16) : CLOCK SIGNALS**

Size	Document Number	Rev
A3	TS1	1


Date: Thursday, November 03, 2016 Sheet 12 of 103








Wistron Corporation
21F, 88, Sec.1, Han Tai Wu Rd., Hsinchu, Taipei 305, Taiwan, R.O.C.

TS1

Sheet 13 of 103







CFG0 : Stall Reset Sequence after PCU PLL Lock until de-asserted 1 : No Stall 0 : Stall
CFG3 : MSR Privacy Bit Feature 1 : MSR (C80h) bit[0] setting 0 : MSR (C80h) bit[0] overridden
CFG4 : eDP Enable 1 : Disabled 0 : Enabled
CFG9 : SVID Bus Communication 1 : Enabled 0 : Disabled






TABLE			
Logic	Ref Des	Merged	DCI 2.0
Page 7	R712	ASM	NO_ASM
Page 18	R1801	ASM	NO_ASM
Page 19	XDP1	ASM	NO_ASM
	C1901	ASM	NO_ASM
	R1901	ASM	NO_ASM
	R1902	ASM	ASM
	R1903	ASM	ASM
	R1904	ASM	NO_ASM
	R1905	ASM	NO_ASM

↑
LOGIC

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

TitleXDP CONNECTOR

SizeA4

Document Number

TS1


Rev1


Date: Thursday, November 03, 2016








Sheet19

of

103




















ASM from EMI request.

<Core Design>

緯創資通		Wistron Corporation	
		21F, 68, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DDR4 SO DIMM MEMORY CH-A (2/2)			
Size	Document Number		Rev
A4	TS1		1
Date:	Thursday, November 03, 2016	Sheet 23 of	103










ASM from EMI request.

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DDR4 SO DIMM MEMORY CH-B (2/2)			
Size	Document Number		Rev
A4	TS1		1
Date:	Thursday, November 03, 2016	Sheet 25 of	103

Q2601		
Vendor	Venor PN	Wistron PN
Rohm	RF4E070GN (1st source)	084.4E070.0037
Fairchild	FDMA7672 (2nd source)	084.07672.M001








BLANK

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>BLANK</div>	
Size <div>A</div>	Document Number <div>TS1</div>
Date: Thursday, November 03, 2016	Rev <div>1</div>
Sheet 28 of 103	

Current Limit Target : 380mA
HDMI Spec : 500mA - 500mA

0.4A



Reserve for EMI








TABLE of TVS DIODE: ED2904,ED2905

	Vendor	Vendor PIN	Wistron PIN
1st	AOS	A0Z8808DI-05	75.08808.073
2nd	SEMTECH	RClamp0524PATCT	75.00524.073
3rd			



DCIN_BN pull high to support DC coupling input.

No need diode here because TPS2553 has reverse voltage protection function.




©Core Design


緯創資通 Wistron Corporation
2/F, 88, Sec. 1, Hsin-Tai Rd., Hsinchu, Taiwan 30501, Taiwan, R.O.C.

HDMI CONNECTOR
Doc. Number TS1
Rev. 1
Date: November, December 04, 2007
Page 38 of 101

FOR PCIE ONLY



FOR SATA/PCIE




BLANK

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLANK			
Size A	Document Number		Rev
	TS1		1
Date:	Thursday, November 03, 2016		Sheet 32 of 103

Port1: Right(AOU)



WIDE PATTERN(MIN 500mA)
PLACE NEAR USB CONN






TABLE of TVS DIODE: ED3302

	Vendor	Vendor P/N	Wistron P/N
1st	AOS	AOZ880ED-05	75.08808.073
2nd	SEMTECH	RCIamp0524PATCT	75.00524.073
3rd			

Port2:Right



WIDE PATTERN(MIN 500mA)
PLACE NEAR USB CONN







TABLE of TVS DIODE: ED3304


	Vendor	Vendor P/N	Wistron P/N
1st	AOS	AOZ880ED-05	75.08808.073
2nd	SEMTECH	RCIamp0524PATCT	75.00524.073
3rd			

TABLE of AOU port: U3301

	Vendor	Vendor P/N	Wistron P/N
1st	TI	TPS2548TER (PG 1.1)	74.02548.A73
2nd	Pericom	PI5USB2540ZHEX REV.X	074.52548.0A73



Current Limit Target
2.3A(2.1-2.45A)




FOR ON BOARD SINGLE USB 3.0 CONNECTOR
Continuous Current Limit 1.5A

TABLE of USB 3.0 port: U3302

	Vendor	Vendor P/N	Wistron P/N
1st	TI	TPS2069CDGMR	74.02069.A79
2nd	ROHM	BD6032FVJ-GE2	74.02032.07G

Core Design



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **SUB BOARD CONNECTOR**


Size	Document Number
------	-----------------

TS1

Fig.


Date: Thursday, November 03, 2016 Sheet 34 of 101


LOGIC




	TXC	EPSON	KDS
X3501	082.30005.0791	082.30006.0331	082.30005.0771
R3511	470 ohm	470 ohm	470 ohm
C3516	12P	12P	12P
C3517	12P	12P	12P

«Core Design»			
緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GBE JACKSONVILLE			
Size A3	Document Number		Rev 1
Date: Thursday, November 03, 2016		TS1	
	Sheet	35	of 103







<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RJ45 CONNECTOR

Size

Custom

Document Number

TS1

Rev

1

Date:


Thursday, November 03, 2016

Sheet

38

of






103




©Core Design

緯創資通 Wistron Corporation
2/F, 88, Sec. 1, Hsin-Tai Rd., Hsinchu, Taiwan 305, Taiwan, R.O.C.


NISS-GM(1/8) : PEG 1/F			
Rev	Document Number	TS1	1
Alt	Alt	Alt	Alt
Date	Thursday, November 04, 2010	Sheet	1 of 1




<Core Design>









For UV1




For UV2




For FBVDDQ




For FBVDDQ



For FBVDD



For FBVDD




Capacitor Type	Footprint	Population ¹		Location ²
		FBVDDQ	FBVDD	
FBVDD/Q Combined				
0.1 µF	X7R	0402	10	Under DRAM
1.0 µF	X7R	0603	4	Under DRAM
10 µF	X5R	0805	2	Close to DRAM
FBVDD/Q Separate				
0.1 µF	X7R	0402	6	Under DRAM
1.0 µF	X7R	0603	8	Under DRAM
10 µF	X5R	0805	2	Close to DRAM



Note:

1. Per sub-partition, for example, per two pieces of +16 DRAM or one piece of +32 DRAM.
2. Location is close to DRAM for all decoupling with +16 DRAM.

Note:
1. Per sub-partition, for example, per two pieces of >16 DRAM or one piece of >32 DRAM.
2. Location is close to DRAM for all decoupling with >16 DRAM.





	WWAN Slot							
	Optance		SATA Cache		WWAN Card		None	
WiGig_DISABLE	L	H	L	H	L	H	L	H
-WWAN_SSD_DTCT	L	L	L	L	H	H	H	H
SEL(U4701)	L	L	L	L	H	H	H	H
XSD(U4701)	L	L	L	L	L	H	L	H
PCIE_L0_SATA1	To M.2 Socket2	To M.2 Socket2	To M.2 Socket2	To M.2 Socket2	To M.2 Socket2	Disconnect	To M.2 Socket2	Disconnect
-WWAN_SATA_DTCT	High	High	Low	Low	High	High	High	High
PCIE_L0_SATA1	PCIe	PCIe	SATA	SATA	PCIe	PCIe	PCIe	PCIe



TYPE-A NGFF CARD FOR WLAN/WiGig


3.2H CONNECTOR



BLANK

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLANK			
Size	Document Number		Rev
A			1
Date:	Thursday, November 03, 2016		Sheet 49 of 103



	PROTECT CONTACT		DETECT CONTACT
	WRITE PROTECT POSITION	WRITE ENABLE POSITION	
CARD UNINSERTION	CLOSE	CLOSE	CLOSE
CARD HALF INSERTION	OPEN	OPEN	CLOSE
CARD INSERTION	CLOSE	OPEN	OPEN

for test point, page 99

99 SD_CMD_CONN_R <- SD_CMD_CONN_R
99 SD_CLK_CONN_R <- SD_CLK_CONN_R
99 SD_D0_CONN_R <- SD_D0_CONN_R
99 SD_D1_CONN_R <- SD_D1_CONN_R
99 SD_D2_CONN_R <- SD_D2_CONN_R
99 SD_D3_CONN_R <- SD_D3_CONN_R
99 SD_CD_CONN_R <- SD_CD_CONN_R
99 SD_WP_CONN_R <- SD_WP_CONN_R

	Signal	CARD Un-Insertion	CARD Half Insertion	CARD Insertion
Write Protect Position	SD_WP_CONN_R	Low	High	Low
Write Enable Position	SD_WP_CONN_R	Low (Internal PU)	Low	High (Internal PU)
	SD_WP_CONN	Low (Internal PU)	Low	Low
Detect Contact	-SD_CD_CONN_R	Low	Low	High
	-SD_CD_CONN	High (Internal PU)	High (Internal PU)	Low







TABLE MIC HW ENABLE/DISABLE			
	ENABLE	DISABLE	
R808	ASM	NO ASM	
R5216	ASM	NO ASM	
R5219	ASM	ASM	
R5221	ASM	ASM	
R5222	ASM	NO ASM	

LOGIC





Audio Jack






TABLE MIC HW ENABLE/DISABLE

	ENABLE	DISABLE
R5403	ASM	NO ASM
R5404	ASM	NO ASM
R5405	ASM	NO ASM
Q5403	ASM	NO ASM
Q5404	ASM	NO ASM



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO JACK SENSE

Size
Custom


Document Number
TS1

Rev
1

Date: Thursday, November 03, 2016



Sheet 54 of 103

Sheet 55 of 103



PLACE NEAR Codec

ALC3268 speaker output part




PLACE, NEAR SPEAKER CONNECTOR

<Core Design>

Title	
AUDIO SPEAKER	
Size A4	Document Number
TS1	
Date: Thursday, November 03, 2016	Sheet 56 of 103

Rev 1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO BEEP

Size
A4

Document Number


TS1

Rev

1

Date: Thursday, November 03, 2016

Sheet 57 of 103






VIDEO_ID	R6141	R6116
SWG	NO_ASM	ASM
UMA	ASM	NO_ASM



← LOGIC




NFC




TOUCH PAD



FINGER PRINT READER




SMART CARD READER



FAN

FAN CURRENT IS 0.5A MAX
FUSE 2.0A



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
FAN CONNECTOR			
Size	Document Number		Rev
A4	TS1		1
Date:	Thursday, November 03, 2016	Sheet 64 of	103

TABLE


CSB	Mode Selection
H	I2C Mode
L	SPI Mode

← Logic

TABLE

P/N	ADDR_SEL	Address
BMA255	H	32h (W) & 33h (R)
	L	30h (W) & 31h (R)
KX022-1020	H	3Eh (W) & 3Fh (R)
	L	3Ch (W) & 3Dh (R)

← LOGIC




<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
APS G-SENSOR			
Size	Document Number		Rev
A4	TS1		1
Date:	Thursday, November 03, 2016	Sheet	65 of 103




Pin No	TCG PTP Spec (v38)	Infinion SLB9670VQ2.0 FW.60	ST Micro ST33HPTH2E32AHA6	Nuvoton NPCT650LB0YX
1	VDD	VDD	NC	VSB
2	GND	GND	NC	NC
3	GPIO	NC	NC	GPX/GPIO2
4	GPIO	NC	PP	PP
5	NC	NC	NC	TEST
6	VNC/GPIO	GPIO	NC	GPIO3
7	GPIO/VDD	PP	GPIO	NC
8	VDD	VDD	NC	VDD
9	GND	GND	NC	GND
10	VNC	NC	NC	NC
11	NC	NC	NC	NC
12	NC	NC	NC	Reserved
13	VNC/GPIO	NC	NC	GPIO4
14	VDD	NC	NC	VDD
15	NC	NC	NC	DNC
16	GND	NC	NC	GND
17	SPI_RST#	RST#	SPI_RST#	SPI_RST#
18	SPI_PIRQ#	PIRQ#	SPI_IRQ#	SPI_IRQ#
19	SPI_CLK	SCLK	SPI_CLK	SCLK
20	SPI_CS#	CS#	SPI_CS#	SCS#
21	MOSI	MOSI	MOSI	MOSI
22	VDD	VDD	VPS	VDD
23	GND	GND	NC	GND
24	MISO	MISO	MISO	MISO
25	NC	NC	NC	NC
26	NC	NC	NC	NC
27	NC	NC	NC	(SERIRQ)
28	NC	NC	NC	DNC
29	VNC/GPIO	NC	NC	GPIO0
30	VNC/GPIO	NC	NC	GPIO1
31	VNC	NC	NC	NC
32	GND	GND	NC	GND


Lenovo Debug Tool I/F



Wistron LPC for Debug Card Connector



SMBUS SWITCH



Wistron Corporation

21F, 88, Sec.1, Han Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File

Size

Document Number

Rev

SMBUS SWITCH/LPC DEBUG PORT

TS1

1

Date



Thursday, November 03, 2016

Sheet

67


of


103



PQ7101 and PQ7102

	Vendor	Vendor PN	Wistron PN
1st	AOS	AON7466	084.07466.0037
2nd	Rohm	RQ3E150GNA10	084.03150.0037





Use 2nd source for layout. (Main source symbol not ready)

PD7405

	Main	2nd
Wistron PN	074.00432.0A3B	074.00431.0D3B
Vendor	TI	ON
Vendor PN	TL432IDBZR	NCP431AISNT1G

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File
CHARGER MONITOR

Size
Custom

Document Number

Date: Thursday, November 03, 2016

Sheet 74 of 103


Rev

keep more than 2.0mm height for
if acoustic noise suppression MLCC use


	PQ7506
1st	Infineon BSC0923ND 75.00923.073
2nd	

[illegible]

keep more than 2.0mm height for
if acoustic noise suppression MLCC use



keep more than 2.0mm height for
if acoustic noise suppression MLCC use



Rohm,	ESR03EZPJ2R2
Pana,	ERJPA3J2R2V
YDS,	RN73S2CL-2R20-F

Size A3	Document Number TS1	Rev 1
Date: Thursday, November 03, 2016	Sheet 79 of 103	

BLANK

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
N/A			
Size A4	Document Number		Rev 1
TS1			
Date:	Thursday, November 03, 2016	Sheet 80 of 103	






TABLE : NB682 MODE M1 (0 to GND)

LP#	C1	C0	VOUT
0	X	X	0.000V
1	0	0	0.850V
1	0	1	0.875V
1	1	0	0.950V
1	1	1	0.975V


← SLP_S0#

← LOGIC





T_ON <65us




<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Han Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LOAD SW VCCST & VCCSTG		
Size	Document Number	Rev
A3	TS1	1
Date: Thursday, November 03, 2016		
Sheet 83 of 103		






TABLE: TPS51206

S3	SS	VTT	VTTREF
High	High	ON	ON
Low	High	OFF(High-Z)	ON
Low	Low	OFF(Discharge)	OFF(Discharge)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DC/DC VCC0R6B

Size

A3

Document Number

Rev

Date

Thursday, November 03, 2016


Sheet

85

of

103





BLANK

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLANK			
Size	Document Number		Rev
A			1
Date:	Thursday, November 03, 2016		Sheet 89 of 103

TS1




TABLE : NB682 MODE CONNECT 100kohm

LP#	C1	C0	VOUT
0	X	X	0V
1	0	0	0.800V
1	0	1	0.950V
1	1	0	1.000V
1	1	1	1.050V

← DEFAULT

Wistron Corporation
2/F, Sec. 1, Hsin-Tai Hsin Rd., Taipei
Taipei Hsin 221, Taiwan, R.O.C.


090_DC/DC VCC1R05VIDEO(NB682)

Document Number
TS1


Rev
1

Q9301 Q9302		
Vendor	Venor PN	Wistron PN
Rohm	RF4E070GN (1st source)	084.4E070.0037
Fairchild	FDMA7672 (2nd source)	084.07672.M001

0.8A




1A



<Core Design>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LOAD SW PCH SUS/TRACK POINT			
Size	Document Number		Rev
A4	TS1		1
Date: Thursday, November 03, 2016		Sheet 93 of	103



Q9401		
Vendor	Venor PN	Wistron PN
Rohm	RF4E070GN (1st source)	084.4E070.0037
Fairchild	FDMA7672 (2nd source)	084.07672.M001




<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LOAD SW LAN			
Size A4	Document Number TS1		Rev 1
Date:	Thursday, November 03, 2016	Sheet 94 of	103




Q9602		
FDMA8878	Fairchild	84.08878.030
SiA462DJ	Vishay	084.00462.003D


Q9603		
Vendor	Venor PN	Wistron PN
Rohm	RF4E070GN (1st source)	084.4E070.0037
Fairchild	FDMA7672 (2nd source)	084.07672.M001



Just for RF rework (don't care cap U/VOL).




2.5A peak
1.1A Cont



Q9701
1st : Fairchild FDMA8878 84.08878.030
2nd : Vishay SiA462DJ 084.00462.003D

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LOAD SW WLAN			
Size	Document Number		Rev
A4	TS1		1
Date:	Thursday, November 03, 2016	Sheet 97 of	103




<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
PTH FOR SCREW HOLES			
Size	Document Number		Rev
A4	TS1		1
Date:	Thursday, November 03, 2016	Sheet 98 of	103

Near KB1(Keyboard connector)



Near TKP1(Track point connector)



Near DC1(Adapter in)



Near USB3(USB 3.0 conn)



Near BAT1(Battery in)



Near USB2(USB 3.0 conn)



Near FAN1(FAN Connector)



Near BAT2(Battery in)



Near USB1(USB 3.0 conn)




Near SPK1(Speaker)



Near LCD1(eDP connector)




Near MCS1 (MediaCard Slot)




Near SIM1(SIM Card)



PSE Requirement



Near SUB1(Mic/CCD/Lid/Touch Screen)



Near SUB2(SMART CARD)



Near HDMI1




For Power Switch

Top side



Bottom side



Near PW1(Power Button)



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taichung Hsien 221, Taiwan, R.O.C.

Title Test Pad(AFTP)

Size Custom

Document Number TS1

Date: Thursday, November 03, 2016

Sheet 99 of 103

Rev 1


TABLE: TPS65982 I2C Address


Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	DEBUG_CTL2	DEBUG_CTL1		I2C_ADDR		R/W

UA201	RA203	I2C_ADDR
Master 0	0	000b
Slave 1	93.1K	001b
Slave 2	156K	010b
Slave 3	220K	011b
Slave 4	280K	100b
Slave 5	340K	101b
Slave 6	402K	110b
Slave 7	Open	111b

LOGIC

DA201	Vendor	Vendor PN	Wistron PN
1st	ON-Semi	NSR20F30NXT5G	083.20F30.008H
2nd	Vishay	VSKY20301608	083.20301.008P





	EDA301-EDA303, EDA306-EDA311 EDA314-EDA316
1st	NXP P5SD5V0H1BSF 083.5V0H1.00AF
2nd	N/A
3rd	N/A

	HDA304, HDA305, HDA312, HDA313
1st	RClamp2451ZA 083.02451.00A0
2nd	N/A
3rd	N/A